Active Source Current Filtering to Minimize the DC-Link Capacitor in Switched Reluctance Drives

Annegret Klein-Hessling, Bernhard Burkhart, and Rik W. De Doncker

Abstract—Switched reluctance machines receive increased attention from the automotive industry because of their cost efficiency. However, the independent phase excitation and the resulting current reversal demand comparatively large dc-link capacitors to meet the requirements regarding the ripple on the dc-link voltage and current. This paper validates the effects of the usage of a dc-dc boost converter to reduce the size of the dc-link capacitor by actively filtering the source current. The active filter is compared with the state-of-the-art topology and a passive filter. The investigations show that the active filter is able to reduce the dc-link capacitance by 80%. The dc-dc converter also provides the feature of adjusting the inverter dc-link voltage level independently from the battery voltage level. The positive effect of this additional degree of freedom on the machine efficiency is investigated and due to this feature the total efficiency of the electrical drive train remains nearly unchanged despite the extra losses in the dc-dc converter. All presented results are based on detailed simulations and experimentally validated with a 20 kW switched reluctance generator.

Index Terms—Active filters, converters, electric vehicles, reluctance generators, reluctance machines.

I. INTRODUCTION

WITCHED reluctance machines (SRMs) are cost effe-Octive, robust and very reliable. All these characteristics are required in electric generators used, for example, in electric vehicle range extenders. However, one drawback of SRMs is the comparatively large dc-link capacitor needed to smoothen the dc-link voltage caused by the high amount of magnetization energy oscillating between the dc-link capacitor and the machine [1]–[3]. A high ripple on the dc-link voltage is unwanted and increases the risk of over-voltage across the semiconductors. Additionally, in cases where the dc-link capacitor is directly connected to a voltage source such as a battery, a ripple on the dc-link voltage leads to a large source current ripple. This current ripple produces ohmic losses in the internal resistance of the source. Experiments showed that a 20 kW-SRM generator used as range extender for electric vehicles can cause extra losses in the battery that reach a few hundred watts [4]. The ripple increases even further if electric resonant frequencies of the system are excited by the frequency

components of the SRM voltage waveforms.

A large dc-link capacitor increases the size, weight and price of the SRM inverter compared to inverters for conventional rotating field drives that are based on induction or synchronous machines [5]. Recent publications recommend phase switching techniques to minimize the size of the dc-link capacitor [1], [2], [6]–[8]. These switching techniques are aimed at commutating the magnetization energy stored in one phase to the next active phase without buffering it in the dc-link capacitor. However, the switching techniques assume an overlap between the SRM phases. This assumption is only fulfilled by SRMs with at least three phases. Additionally, the current in the SRM still has to remain actively controllable. Therefore, these switching techniques are not applicable for two-phase SRMs and/or SRMs in single-pulse operation.

In [6]–[8], a passive input filter is proposed to reduce the ripple on the source current. The presented passive input filter consists of an inductance $L_{\rm DC}$ and a dc-link capacitor with the capacitance $C_{\rm DC}$. The active filter proposed in this paper is a bidirectional boost dc-dc converter. The dc-dc converter allows to actively control the current between the dc-link capacitor and the voltage source and, therefore, reduces the ripple on the source current. This filter topology is already applied for active power decoupling of single-phase systems [11]. However, this paper firstly proposed the application of the active filter to minimize the dc-link capacitor in switched reluctance drives.

Beside active filtering, the boost converter is able to eliminate the effects of the dc-link voltage level variation due to the battery state of charge (SOC) [9], [10]. The voltage of common 400 V automotive batteries in the discharged state is 100 V lower than that in the charged state [12]. On SRMs in single-pulse operation, this has a considerable effect on the machine efficiency [13].

II. ACTIVE FILTERING USING A DC-DC CONVERTER

Fig. 1 shows an equivalent circuit model of a two-phase SRM inverter connected to a battery via a cable. The battery is modeled as an ideal voltage source u_{bat} and an internal resistance $R_{i,bat}$. The cable, which connects the battery to the inverter, is modeled as a serial connection of a resistance R_{cable} and an inductance L_{cable} . The SRM inverter consists of a dc-link capacitance C_{DC} and two asymmetric half bridges with switches S₁, S₂ and S₃, S₄, respectively.

The two-phase current i_{ph} and the total SRM current i_{SRM} during single-pulse operation in generating mode [14] are shown in Fig. 1. The instantaneous total SRM current is positive

Manuscript received June 18, 2018.

The authors are with the Institute for Power Electronics and Electrical Drives (ISEA), RWTH Aachen University, 52066 Aachen, Germany. (email: post@isea.rwth-aachen.de)

Digital Object Identifier 10.24295/CPSSTPEA.2019.00007



Fig. 1. Phase currents and total current of a two-phase SRM in generating mode.

TABLE I Parameters of Investigated SRM

Parameter	Variable	Value
Number of phases	N _{ph}	2
Number of stator poles	Ns	12
Number of rotor poles	$N_{\rm r}$	6
Rated dc-link voltage	$u_{\rm DC}$	300 V
Rated speed	n mech	7500 rpr
Rated power	P_{mech}	-20 kW
Outer core diameter	$d_{\rm SRM}$	220 mr
Stack length	$l_{\rm SRM}$	60 mr
Air gap length	l_{gap}	1 mr

during magnetization, zero during freewheeling and negative during demagnetization of one phase. No overlap of the phase currents occurs due to the low number of SRM phases. The average total SRM current $\bar{i}_{SRM} = -66.7$ A is negative because of the generating mode of the SRM. The average current is superposed with a very high peak-to-peak ripple ($\approx 650\%$). The frequency of the oscillation is equal to the electric frequency of the SRM times the number of SRM phases.

The simulations presented in this paper are carried out using MATLAB Simulink [15] coupled with PLECS [16]. The SRM is modeled by look-up tables obtained from a stationary 2D finite element analysis (FEA) [17]. The parameters of the investigated SRM are given in Table I. The design of the SRM is investigated in detail in [4], [18]. The machine is designed for the automotive range extender application and, therefore, mainly operates in generator mode at a rated speed and power. However, due to the asymmetric rotor, the SRM is able to ramp up the combustion engine for starting.

An equivalent circuit model of the proposed active filter topology, battery, cable and SRM inverter is shown in Fig. 2. For simplification, only one SRM phase is depicted. The dc-dc converter consists of two switches $S_{DC,1}$ and $S_{DC,2}$, an inductance L_{DC} and an input capacitance C_{in} . The depicted dc-dc converter in Fig. 2 is a bidirectional boost converter with $u_{in} \le u_{DC}$. Bidirectional



63

Fig. 2. Equivalent circuit of SRM with proposed active filter [13].



Fig. 3. Control of average dc-link voltage with active filter [13].

operation is required to operate the SRM as an integrated starter-generator (ISG), i.e., in motoring and generating mode ramp-up of the combustion engine and for nominal operation, respectively. If the SRM operates as a motor, the current through the inductor ($i_L > 0$) is controlled by switch $S_{DC,1}$. If the SRM operates as a generator, the current ($i_L < 0$) is controlled by switch $S_{DC,2}$.

A. Control of Average DC-Link Voltage

The aim of the boost converter is to supply the SRM inverter with a reference dc-link voltage u_{DC}^* and simultaneously filter the source current i_{bat} . Filtering the source current means holding the current through the inductor i_L at a nearly constant level and thereby ensuring a smooth battery current i_{bat} . This can be achieved by controlling the average dc-link voltage \overline{u}_{DC} instead of the instantaneous dc-link voltage u_{DC} . In a stationary operating point, this results in a ripple on the dc-link voltage with a frequency that is equal to the electric frequency of the SRM times the number of SRM phases.

The average dc-link voltage controller is shown in Fig. 3. At the beginning of each voltage period, the average reference dc-link voltage \bar{u}_{DC}^* is compared with the actual average voltage \bar{u}_{DC} of the last period. The difference is fed to a PI controller, which provides the reference value for the inductor current i_{L}^* . Afterwards, a current controller determines the switching signals for the boost converter.

The current through the inductor is controlled with pulsewidth modulation (PWM). The duty cycle *d* has to be calculated before each PWM period *T*. The current through an inductor is determined by the integration of the inductor voltage $u_{\rm L}$ divided by its inductance:

$$i_{\rm L}(t) = i_{\rm L}(t_0) + \frac{1}{L_{\rm DC}} \int_{t_0}^t u_{\rm L}(\tau) \,\mathrm{d}\tau \tag{1}$$

As mentioned before, only one switch of the bidirectional



Fig. 4. Different cases of the predictive PWM-based current controller.

dc-dc converter is controlled in each switching period. For a positive reference current $i_{L,}^*$ the duty cycle is applied to $S_{DC,1}$. Vice versa, in the case of a negative current, switch $S_{DC,2}$ is used. Therefore, the voltage u_{on} applied to the inductor during the switch conduction interval of the period depends on which switch is used:

$$u_{\rm on} = \begin{cases} u_{\rm in} & i_{\rm L}^* > 0\\ u_{\rm in} - u_{\rm DC} & \text{else.} \end{cases}$$
(2)

When the switches are open, the current conducts through the diodes. Depending on the sign of the current, the applied inductor voltage u_{off} is determined by:

$$u_{\rm off} = \begin{cases} u_{\rm in} & i_{\rm L}^* < 0 \\ u_{\rm in} - u_{\rm DC} & \text{else.} \end{cases}$$
(3)

In the case of $i_{\rm L}^* = 0$, both switches are open and no duty cycle is calculated. Assuming constant voltages $u_{\rm DC}$ and $u_{\rm in}$, the current at the end of a PWM period $t_{\rm end}$ can be predicted from the quantities at the beginning of the PWM period t_0 :

$$i_{\rm L}(t_{\rm end}) \approx i_{\rm L}(t_0) + \frac{dT}{L_{\rm DC}} u_{\rm on}(t_0) + \frac{(1-d)T}{L_{\rm DC}} u_{\rm off}(t_0)$$
 (4)

For simplification, voltage drops across the switches and diodes are not considered in the shown equations. However, they can be easily considered in the controller implementation. The duty cycle for the next PWM step can be determined by solving (4) for *d* depending on $i_L(t_{end})$. If center aligned PWM is assumed, four different cases have to be distinguished (Fig. 4):

(1) Steady State Continuous Conduction Mode (CCM)

SRM, dc-dc converter and its controller are in steady state. Therefore, the current reference i_{L}^{*} is the same as that of the previous PWM period. If $i_{L}(t_{end}) = i_{L}^{*}$ is applied to (4), the average current \bar{i}_{L} is equal to the reference current $i_{\rm L}^*$ (Fig. 4(a)). The duty cycle is calculated by:

$$d_{\rm CCM} = \frac{(i_{\rm L}^* - i_{\rm L}(t_0))L_{\rm DC}/T - u_{\rm off}(t_0)}{u_{\rm on}(t_0) - u_{\rm off}(t_0)}$$
(5)

(2) Transient Continuous Conduction Mode (CCM)

In this case, the current reference i_L^* has changed compared to the previous PWM period. As shown in Fig. 4(b), value $i_L(t_0)$ is not yet equal to i_L^* . To achieve steady state operation in the next PWM step, $i_L(t_{end}) = i_L^*$ is applied, resulting in the same duty cycle d_{CCM} as in (5). Due to the control of the average dc-link voltage, the current reference changes only at the first PWM step of the dc-link voltage averaging period. The averaging frequency is the electric frequency f_{el} of the SRM times the number of SRM phases N_{ph} . If $f_{el} \cdot N_{ph} \ll f_{PWM} = 1/T$, the average deviation from the reference current is negligible.

(3) Discontinuous Conduction Mode With $i_{\rm L}(t_{\rm end}) \neq 0$

If the absolute current reference $|i_L^*|$ becomes too small, the dc-dc converter has to change to discontinuous conduction mode (DCM). This is the case if the SRM operates in partial load. A control of $i_L(t_{end}) = i_L^*$ does not result in $\bar{i}_L = i_L^*$ anymore. With (4), the average current in dependence on the duty cycle *d* has to be calculated and resolved for *d*. Additionally, the interval in which the current is zero has to be considered. The resulting duty cycle is:

$$l_{\rm DCM,1} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2aT}$$
(6)

with
$$a = \frac{u_{\text{off}}(t_0)}{8L_{\text{DC}}}$$

 $b = \frac{T}{4L_{\text{DC}}}(2u_{\text{on}}(t_0) - u_{\text{off}}(t_0))$
 $c = \frac{u_{\text{off}}(t_0)T^2}{8L_{\text{DC}}} - \frac{i_{\text{L}}^2(t_0)L_{\text{DC}}}{2u_{\text{off}}(t_0)} - i_{\text{L}}^*T$

(4) Discontinuous Conduction Mode With $i_L(t_{end}) = 0$

For very small current reference, the current at the end of the PWM period becomes zero. As in case (3), the average current $\bar{i}_{\rm L} = i_{\rm L}^*$ is controlled. Due to $i_{\rm L}(t_{\rm end}) = 0$, the duty cycle is calculated by:

$$d_{\text{DCM},2} = \frac{1}{T} \sqrt{\frac{\frac{i_{\text{L}}^{2}(t_{0})L_{\text{DC}}^{2}}{u_{\text{off}}(t_{0})} + 2L_{\text{DC}}i_{\text{L}}^{*}T}{u_{\text{off}}(t_{0}) - u_{\text{on}}^{2}(t_{0})/u_{\text{off}}(t_{0})}}$$
(7)

To reduce the current through the inductor and increase the effective total switching frequency, it is possible to use a multiphase dc-dc converter [19]. The multi-phase dc-dc converter



Fig. 5. Equivalent circuit of active filter with multi-phase dc-dc converter.



Fig. 6. Difference between sampled and predicted average dc-link voltage control.

consists of multiple single dc-dc converters connected in parallel as depicted in Fig. 5. For interleaved operation of the multi-phase dc-dc converter with $N_{\rm DC}$ parallel phases, the PWM signals of each converter leg *j* are phase shifted by $jT/N_{\rm DC}$ so that the resulting effective switching frequency of the converter is a multiple of the switching frequency of a single phase.

The usage of the measured voltages $u_{in}(t_0)$ and $u_{DC}(t_0)$ at the beginning of the actual PWM step in (4) is a simplification. It assumes that the voltages between two PWM steps do not vary. This does not necessarily apply to the dc-link voltage. The difference between $u_{DC}(t_0)$ and $u_{DC}(t_{end})$ depends on capacitance C_{DC} and the dc-dc converter switching frequency $f_{PWM} = 1/T$. A better approach is the usage of the average dc-link voltage during one PWM period (Fig. 6). This average voltage is not measurable at the beginning of a PWM period when the duty cycle has to be calculated.

The voltage of a capacitor is described by the integration of its current:

$$u_{\rm DC}(t) = u_{\rm DC}(t_0) + \frac{1}{C_{\rm DC}} \int_{t_0}^{t} i_{\rm DC}(\tau) \,\mathrm{d}\tau \tag{8}$$

To calculate the dc-link voltage at the end of each PWM step,



Fig. 7. Influence of different filters on source current and dc-link voltage at mechanical input power $P_{mech} = -20$ kW and speed n = 7500 rpm.

this equation is simplified to:

$$u_{\rm DC}(t_{\rm end}) \approx u_{\rm DC}(t_0) + \frac{i_{\rm DC}(t_0)T}{C_{\rm DC}}$$
 (9)

whereas $i_{\rm DC}(t_0) = i_{\rm L}^* - i_{\rm SRM}(t_0)$ is the average current in the dc-link capacitor during one PWM period. To improve the PWM current controller, the predicted average voltage $1/2 u_{\rm DC}(t_0) + 1/2 u_{\rm DC}(t_{\rm end})$ within the PWM step is calculated and used instead of the $u_{\rm DC}(t_0)$ in (2)–(7).

Fig. 6 shows simulation results of the dc-link voltage, the current through one inductor i_{L1} of a two-phase dc-dc converter and the sum of both inductor currents Σi_{Lj} . The switching frequency is $f_{PWM} = 15$ kHz. The approach without prediction uses the sampled dc-link voltage at t_0 . The other approach uses the predicted average dc-link voltage. In particular, at the minimal dc-link voltage, the approach without prediction is not able to control the current through the inductor to its reference value. This results in an oscillation on Σi_{Lj} . The oscillation has the same frequency as the dc-link voltage oscillation. The approach with prediction is able to eliminate this oscillation. Only the ripple due to the switching frequency has to be smoothened by the input capacitor C_{in} .

B. Filter Topology Comparison

The state-of-the-art approach to smoothen the i_{SRM} -oscillation is a conventional dc-link capacitor (Fig. 1). The resulting battery current i_{bat} and the dc-link voltage u_{DC} for the rated operating point of the SRM are shown in Fig. 7. The figure depicts the simulation results for two dc-link configurations: reduced capacitance (C_{DC} =1 mF) and required capacitance to avoid battery current reversal (C_{DC} =5 mF).

Fig. 7 shows that only the larger dc-link capacitance suppresses the battery current reversal. However, the peak-to-peak ripple on the current is still around 120% of the average

current. With the smaller dc-link capacitance the ripple reaches around 470%.

The resulting battery current and dc-link voltage for a onephase boost converter with $f_{PWM} = 40$ kHz switching frequency used as active filter are also shown in Fig. 7. The ripple on the source current is completely eliminated and the battery is charged with a dc current.

The passive input filter presented in [6]–[8] is included in the comparison in Fig. 7. The passive input filter consists only of an inductance $L_{\rm DC}$ and a dc-link capacitance $C_{\rm DC}$. It does not have switches as the active filter. The passive filter with $C_{\rm DC} = 1$ mF is able to reduce more current ripple than a 5mF-dc-link capacitance without any filter.

The comparison of the dc-link voltages shows that only the topology with large capacitance reduces the ripple to about 4% of the average voltage $\overline{u}_{DC} = 310$ V. All topologies with a dc-link capacitance of $C_{DC} = 1$ mF experience a similar voltage ripple of approximately 20%. Due to the two-phase SRM, the voltage ripple appears twice per electric period. The dc-link voltage ripple has a minor influence on the SRM behavior. Due to the higher voltage at the unaligned position ($\theta = 180^{\circ}$ el), the phase can be magnetized a little faster.

Since the active filter is a dc-dc boost converter, the average dc-link voltage of the active filter ($\overline{u}_{\rm DC} = 335$ V) is higher than the voltage in other topologies. The filter characteristic of the dc-dc converter is applicable if $u_{\rm DC} > u_{\rm in}$. Otherwise, the diode of switch $S_{\rm DC,1}$ conducts and the current $i_{\rm L}$ is no longer actively controllable. The influence of the average dc-link voltage level on the SRM behavior will be discussed in Section III-A.

The passive filter is designed for one specific operating point. In this paper, for a better comparison between the topologies, the passive filter is designed for the rated operating point of the investigated SRM. In [6]–[8], a design for the 'worst case' operating point is recommended. For the observed SRM in this paper, this operating point would be at a low speed and rated torque. A design for this operating point results again in a large capacitance (> 5 mF) or a large inductance (> 1 mH). A large inductance limits the dynamic behavior of the SRM, e.g., during ramp-up. Fast changes of the SRM torque are no longer possible because of the slower current gradient ($di_L/dt \sim 1/L_{DC}$).

A comparison of the resulting battery current i_{bat} and the dclink voltage u_{DC} for two different speeds (rated speed and half rated speed) with a passive and an active filter is displayed in Fig. 8. The mechanical input torque of the switched reluctance generator is kept constant for all operating points at a rated torque of -25.5 Nm, resulting in a mechanical input power of -10 kW and -20 kW, respectively. It can be seen, that in the case of the passive filter, the current ripple increases with decreasing speed. At 3750 rpm, the peak current reaches up to 60 A, i.e., the peak-to-peak ripple is about 200% of the average battery current.

With the active filter, different operating points have no influence on the battery current ripple. The battery current is kept constant for both speeds. In addition, the dc-link voltage ripple is affected more for the passive filter at a low speed. The investigation shows the major advantages of the active filter compared to the passive filter. Its behavior and filter capability



Fig. 8. Influence of speed on the operation of the range extender using active and passive current filter at a rated torque of -25.5 Nm.



Fig. 9. Effect of different dc-link capacitances on dc-link voltage u_{DC} and capacitor current i_{DC} .

are independent of the SRM operating point.

C. DC-Link Capacitance Minimization

The main purpose of the dc-dc boost converter is the reduction of the dc-link capacitance by actively filtering the SRM dc power. The dc-link capacitance $C_{\rm DC}$ does not directly affect the filtering capability. Only the dc-link voltage oscillation and, therefore, the converter control are affected by the dc-link capacitance. The effect is investigated in Fig. 9 for the rated operating point and a battery voltage of $u_{\rm bat} = 250$ V. The dc-link voltage $u_{\rm DC}$ and the capacitor current $i_{\rm DC}$ are shown.

The capacitor current is not affected by the capacitance C_{DC} . The capacitor current is the difference of the total SRM current i_{SRM} and the current through the diode or switch $S_{DC,2}$. The dclink voltage ripple amplitude has an anti-proportional relation to the capacitance. In the converter design, the voltage ripple needs to be limited to avoid the risk of over-voltage across the semiconductors. In addition, the boost converter is only able to



Fig. 10. Test bench setup: ① SRM. ② Load machine (IM). ③ Torque and speed probe unit. ④ Electrical power analyzer. ⑤ SRM inverter with integrated dc-dc converter switches. ⑥ DC-DC converter inductors.

apply its filter capability if the dc-link voltage is larger than the input voltage. The dc-link capacitance for the inverter is chosen to be $C_{\rm DC} = 1$ mF. This is a reduction by 80% compared to the capacitance required by the state-of-the-art topology without the filter to avoid battery current reversal ($C_{\rm DC} = 5$ mF).

The capacitor losses $P_{\rm C}$ can be separated into dielectric losses and ohmic losses [20]. Dielectric losses are mainly determined by the product of capacitance and peak-to-peak voltage ripple. As the dc-link voltage ripple is anti-proportional to the capacitance, the product remains constantly independent of the dc-link capacitance. The ohmic capacitor losses are affected by the rms inductor current. The inductor current remains constant for all capacitance variations. Therefore, the capacitor losses do not depend on the capacitance. The capacitor losses for the built-up capacitor are approximately $P_{\rm C} \approx 6.7$ W in the rated operating point of the investigated SRM. The losses are small compared to the inductor and semiconductor losses and are neglected in the following.

III. MEASUREMENT RESULTS AND VALIDATION

The proposed active filter is validated by measurements on a test bench for electrical drives. The parameters of the range extender SRM [4] are the same as investigated in the simulations in the previous section. The investigations focus on the rated operating point due to the range extender application. Especially, the internal combustion engine experiences a large efficiency drop under partial load operation. The SRM inverter consists of four half bridges of two B6-IGBT-modules (HybridPACK 2, Infineon [21]). The two unused phase legs of the B6-modules are used for a two-phase dc-dc converter. Each inductor is designed for an inductance $L_{\rm DC} = 214 \ \mu\text{H}$. The input capacitance is $C_{\rm in} = 330 \ \mu\text{F}$ and the dc-link capacitance $C_{\rm DC} = 1 \ \text{mF}$.

A picture of the test bench setup is presented in Fig. 10. It shows the SRM inverter and the inductors of the dc-dc converter including printed circuit boards (PCBs) for voltage and current measurements. Due to the dc-dc converter, the capacitance is reduced by 80% (Section II-B). This leads to a volume and weight reduction of the drive system, as the capacitor weight and volume are proportional to the capacitance. Fig. 10 shows that the minimized capacitor (blue rectangle) is approximately



67

Fig. 11. Phase current and flux-linkage trajectories for different dc-link voltages at mechanical input power $P_{\text{mech}} = -20 \text{ kW}$ and 7500 rpm.

the same volume as the additional components due to the dcdc converter. This results in a volume reduction by 60% of the proposed power electronic topology compared to the state-ofthe-art topology without the filter.

A. Influence of DC-Link Voltage on SRM

Apart from filtering the source current, the dc-dc converter can be used to adjust the dc-link voltage level. The average dclink voltage has an influence on the phase current i_{ph} and the phase-flux linkage ψ_{ph} of the SRM. Both values are important for the losses occurring in the SRM and, therefore, the efficiency of the drive system.

Fig. 11 shows the effect of the different dc-link voltages on the trajectories of the phase current and phase flux-linkage for one electrical period at the rated operating point (7500 rpm, -20 kW). The SRM is designed for a battery with a rated voltage of 300 V. The minimum voltage at a low SOC level is assumed to be 200 V. 400 V is assumed to be the maximum boosted voltage. Each operating point is optimized for the best efficiency as presented in [22]. The gradient of the flux-linkage is proportional to the dc-link voltage. Therefore, the conduction time per period increases with decreasing dc-link voltages. The efficiency optimization of the control parameters results in an increased free-wheeling time with increasing dc-link voltages. The peak value of the phase currents remains nearly constant for different voltage levels. The rms value of the phase current, however, increases for decreased dc-link voltages, as a longer conduction time is required.

The SRM losses are measured on a test bench as well as simulated by a coupled 2D-FEA simulation using MATLAB Simulink [15] and FLUX 2D [17]. On the test bench, the mechanical power is measured with a torque and speed probe [23]. The electrical powers are determined by current and voltage probes [24], [25] at the terminals of the SRM and at the dc terminals. The SRM losses and the inverter losses are calculated from the difference of the measured powers. Therefore, it is not possible to break down the different loss types of the SRM and its inverter. The simulation of the SRM

TABLE II Iron Loss Parameters for Material NO30 [27]





Fig. 12. Influence of different dc-link voltages on SRM losses.

considers copper losses in the windings, including ohmic losses P_{dc} and eddy current losses P_{eddy} [26], as well as iron losses P_{fe} in the rotor and stator. Equation (10) is applied to the simulated flux density of each finite element to determine the specific iron losses p_{fe} [27], [28]:

$$p_{fe} = k_1 \hat{B}^{\beta_1} f^{\alpha_1} + k_2 \hat{B}^{\beta_2} f^{\alpha_2} + k_3 \hat{B}^{\beta_3} f^{\alpha_3} + k_4 \hat{B}^{\beta_4} f^{\alpha_4}$$
(10)

The equation is the sum of four Steinmetz terms $k\hat{B}^{\beta}f^{\alpha}$, where \hat{B} is the peak flux density and f is the fundamental frequency of the flux density [29]. The material-specific so-called Steinmetz parameters k, α and β are obtained by fitting of loss measurements and given for the used iron sheet material NO30 in Table II. Due to the non-sinusoidal flux waveforms of SRMs, the improved generalized Steinmetz equation (IGSE) [30] is applied to each Steinmetz term. The iron losses P_{fe} are determined from the specific iron losses p_{fe} by volume integration and multiplication with the material density as well as the stacking factor of the iron sheets.

Mechanical friction losses $P_{\rm fric}$ including bearing losses and windage losses due to the double salient structure of the SRM are considered [31], [32]. The losses in the semiconductors of the SRM inverter $P_{\rm inv}$ are calculated according to the data sheets provided by the manufacturer [21]. Switching and conduction losses in switches and diodes are considered.

The resulting total losses of the SRM and its inverter at a mechanical input power of -20 kW and 7500 rpm are shown in Fig. 12. The ohmic copper losses and inverter losses are strongly dependent on the rms current and, therefore, are reduced at higher voltages. The iron losses depend on the peak flux-linkage and the gradient of the flux linkage $d\psi/dt$. According



Fig. 13. Measured inductor current and dc-link voltage trajectories for different average dc-link voltages at u_{bat} = 325 V.

to the observation from Fig. 11, the iron losses increase for increased dc-link voltage level.

Simulation and measurement results show good correlation. The simulated losses are lower for all observed operating points. This might be due to non-simulated effects such as conducting resistance between connections and the thermal dependency of the iron loss parameters. The measurement inaccuracy of the torque sensor is approximately ± 25 W at the rated SRM power [23].

The overall losses decrease with an increasing dc-link voltage level. Between 200 V and 350 V, the measured efficiency improves from $\eta_{200V} = 87\%$ to $\eta_{350V} = 88.5\%$, i.e., $\Delta \eta \approx 1.5\%$, and decreases only slightly for 400 V. If only the SRM and its inverter are considered, it is recommended to operate the SRM at a dc-link voltage of 300 V or higher.

B. Influence of DC-Link Voltage on DC-DC Converter

Similar to the SRM and its inverter, the efficiency of the dc-dc converter also depends on the choice of the dc-link voltage. As visible in (4), the current through the inductor depends on the input voltage u_{in} and the difference between input voltage and dc-link voltage $\Delta u = u_{in} - u_{DC}$. The measured inductor currents of one-phase i_{L1} and dc-link voltages for a battery voltage of $u_{bat} = 325$ V at -20 kW and 7500 rpm for different levels of average dc-link voltages are shown in Fig. 13. The PWM current controller with a switching frequency $f_{PWM} = 10$ kHz and an average dc-link voltage prediction, as explained in Section II-A, is implemented.

The average inductor current i_{L1} is independent of the average dc-link voltage. The current is determined by the battery voltage, the mechanical power of the SRM and the number of dc-dc converter phases. The ripple on the current increases with the voltage difference Δu because the gradient di_L/dt during magnetization is proportional to this difference. The gradient of the current during demagnetization is proportional to the input voltage (equation (4)). Hence this gradient is constant for all cases. It can be noted that the inductor saturates around $|i_L| = 45$ A. Fig. 13 also shows that



Fig. 14. Losses of dc-dc converter at battery voltage $u_{\text{bat}} = 325 \text{ V}$.

the ripple on the dc-link voltage depends on the average dc-link voltage level. The ripple decreases for increased voltage levels.

The resulting simulated inductor losses $P_{\rm L}$ and the simulated losses in the IGBTs and diodes of the dc-dc converter are depicted in Fig. 14. The semiconductor losses are separated into switching losses $P_{\rm sw}$ and conduction losses $P_{\rm cond}$. Again the measurements show only the total dc-dc converter losses $P_{\rm DCDC}$. Therefore, the simulation results are used to separate the losses by their origin.

The IGBT switching losses depend on the switching frequency, the voltage across the device and the current during turnon and turn-off. The switching frequency is the same for all investigated average dc-link voltage levels. The negative current peaks and the voltage difference between input and dc-link voltage increase for higher average dc-link voltages (Fig. 13). Therefore, the IGBT switching losses increase.

The conduction losses are mainly affected by the rms current through the semiconductors. The duty cycle determines the ratio of the period in which the switch is closed and the current conducted through it. The average absolute duty cycle $|\vec{a}|$ per electrical period decreases with increasing average dc-link voltage. Therefore, depending on the duty cycle, the conduction losses of the IGBTs decrease while the conduction losses of the diode increase with an increasing dc-link voltage. The total semiconductor losses of the dc-dc converter increase with an increasing dc-link voltage.

Similar to the losses in an SRM, the losses occurring in the inductors consist of iron losses and copper losses. The inductors are built with ferrite cores and litz wire. The flux density in the inductor is calculated in an analytical approach. Due to the non-sinusoidal current waveforms, the iGSE is used [30]. Eddy currents are neglected in the copper loss calculation of the windings because high-frequency litz wire is used. For the considered operating points, the copper losses clearly dominate the iron losses. Therefore, the inductor losses increase slightly with the increasing average dc-link voltage as the rms inductor current increases slightly with a higher current ripple.

In conclusion, the losses in the dc-dc converter are mainly determined by the switching losses. The switching losses can be reduced by reducing the switching frequency of the converter



69

Fig. 15. Simulated total drive efficiency for different battery voltages at mechanical input power $P_{mech} = -20$ kW and speed n = 7500 rpm.

[13]. However, this reduction is limited by the saturation of the inductor at the negative peak current. To increase the current level at which the inductors start to saturate, the magnetic cross section of the core has to be increased. A trade-off between the inductor size and dc-dc converter losses has to be made. As shown in Fig. 14, at a switching frequency of 10 kHz, the measured efficiency of the dc-dc converter $\eta_{\text{DCDC}} = P_{\text{el,out}}/P_{\text{el,in}}$ is above 98.9% for all operating points.

C. Total Drive Train Efficiency

The total drive train efficiency $\eta_{\Sigma} = P_{el,out}/P_{mech}$ without a dc-dc converter is shown by the dashed line in Fig. 15. The previously investigated battery voltage levels are marked with dots on this dashed trajectory. In addition, Fig. 15 presents the efficiency of the electric drive train consisting of SRM, machine inverter and dc-dc converter with a reduced dc-link capacitance (solid lines). The presented validation is simulation based to generate a complete efficiency map. The simulation assumes an inductor design which is able to boost the minimum battery voltage of $u_{\text{bc}} = 400$ V to the maximum allowed average dc-link voltage of $u_{\text{bc}} = 400$ V of the SRM drive train without reaching magnetic saturation. The horizontal gaps between the dots on the dashed line and the starting points of the trajectories with dc-dc converter result from the converter control condition $u_{\text{bc}} > u_{\text{in}}$.

For a battery voltage of $u_{\text{bat}} = 200 \text{ V}$ and an average dc-link voltage u_{DC} between 240 V and 350 V, the losses with the use of a dc-dc converter are lower than the losses without the use of a converter (dot at 200V on w/o converter trajectory). Therefore, for this operating points, the dc-dc converter increases the total efficiency of the electric drive train in addition to reducing the size of the dc-link capacitance and the dc-power filtering. For higher battery voltages, the losses with a dc-dc converter are higher than that without a dc-dc converter. In the worst case at $u_{\text{bat}} = 300 \text{ V}$, the absolute difference between the efficiency with and without the converter is $\Delta \eta = 0.56\%$ of the absolute mechanical SRM power. Therefore, the total drive train efficiency remains nearly unchanged despite the extra losses in the dc-dc converter.

D. Transient Behavior of the Active Filter

To examine the dynamic performance of the dc-dc converter



Fig. 16. Measured load step from $P_{\text{mech}} = -10 \text{ kW to } P_{\text{mech}} = -20 \text{ kW at constant}$ speed n = 7500 rpm, $u_{\text{bat}} = 375 \text{ V}$ and $u_{\text{DC}}^* = 395 \text{ V}$.

controller, an instantaneous load step of the SRM is investigated. Due to the highly dynamic behavior of an SRM, a load change within one electrical period $1/f_{el}$ is feasible. This investigation is a worst case scenario. Indeed, in a range extender application, load ramps over a few seconds are more realistic. Fig. 16 shows the load step response from half rated torque to rated torque after 2.5 electrical SRM periods (t = 3.3 ms). A constant speed is ensured by the load machine of the test bench.

Due to the load step, the average dc-link voltage $\bar{u}_{\rm DC}$ increases. The PI controller responds to this increase by decreasing the current reference $i_{\rm L}^*$. After approximately $\Delta t = 8$ ms (six electrical SRM periods equal one rotation of the SRM rotor), steady state operation is reached. The experiment proves that the controller of the dc-dc converter is able to respond to highly dynamic load changes.

Fig. 17 presents the transient behavior under motoring operation. In the range extender application, the motoring operation is only used to ramp up the combustion engine. In the first step, the dc-link is precharged to $u_{\rm DC} = 400$ V. At t = 10 ms, an constant average torque is applied to ramp up the system from standstill to n = 2000 rpm. Due to the low speed, the SRM does not operate in single-pulse operation but in hysteresis current control. For this reason, the dc-link voltage controller operates at a fixed sampling rate instead of the average dc-link voltage. The dc-dc converter operates in DCM due to the lower required power compared to the rated operating point. The validation proves that the controller of the dc-dc converter is capable of handling the dynamic load change of the ramp-up routine.

IV. CONCLUSION

The investigations in this paper have shown that by using a dc-dc converter, it is possible to actively filter the source current.



Fig. 17. Simulated ramp-up from n = 0 rpm to n = 2000 rpm at constant average torque T = 6.3 Nm, $u_{\text{bat}} = 300$ V and $\overline{u}_{\text{DC}}^* = 400$ V.

With the dc-dc converter, the value of the dc-link capacitor can be reduced by 80% compared to the state-of-the-art solution. The hardware setup showed that this results in a volume reduction by 60%. Contrary to the behavior of a passive filter, the operating point of the SRM has no effect on the filter quality. Additionally, the investigations have shown that the ability of the dc-dc converter to adjust the dc-link voltage independent of the state of charge of the battery improves the efficiency of the investigated switched reluctance machine and its inverter. The total efficiency of the electric drive train, therefore, remains nearly unchanged despite the extra losses in the dc-dc converter.

ACKNOWLEDGMENT

The research was funded by the German Federal Ministry of Economic Affairs and Energy (BMWi) within the public project HiREX (FKZ: 01MY14003A). The work was additionally supported by the German Research Foundation (DFG) as part of the post graduate program mobilEM (GRK 1856).

References

- C. R. Neuhaus, N. H. Fuengwarodsakul, and R. W. De Doncker, "Control scheme for switched reluctance drives with minimized dc-link capacitance," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2557–2564, 2007.
- [2] C. R. Neuhaus, "Schaltstrategien f
 ür geschaltete Reluktanzantriebe mit kleinem Zwischenkreis," Ph.D. dissertation, Shaker Verlag, Aachen, Germany, 2011.
- [3] H. Wu, D. Winterborne, M. Ma, V. Pickert, and J. Widmer, "DC link capacitors for traction SRM drives in high temperature automotive environments: A review of current issues and solutions," in *Hybrid Elect. Veh. Conf. (2013)*, pp. 1–6.
- [4] R. Inderka, S. von Malottki, C. Nizzola, B. Burkhart, A. Klein-Hessling, and R.W. De Doncker, "Cost efficient switched reluctance generator for range extension unit," in 25th Aachen Collog. Automobile Engine Technol., 2016, pp. 1–10.
- [5] D. Winterborne, M. Ma, H. Wu, V. Pickert, J. Widmer, P. Barrass, and L.

Shah, "Capacitors for high temperature dc link applications in automotive traction drives: Current technology and limitations," in *15th Eur. Conf. Power Electron. Appl. (EPE-ECCE Europe)*, 2013, pp. 1–7.

- [6] W. Suppharangsan and J. Wang, "A new switching technique for dc-link capacitor minimisation in switched reluctance machine drives," in 5th IET Int. Conf. Power Electron., Mach. Drives (PEMD), 2013, pp. 1–6.
- [7] W. Suppharangsan and J. Wang, "Experimental validation of a new switching technique for dc-link capacitor minimization in switched reluctance machine drives," in *IEEE Int. Elect. Mach. Drives Conf.* (*IEMDC*), 2013, pp. 185–193.
- [8] W. Suppharangsan and J. Wang, "Switching technique for minimisation of dc-link capacitance in switched reluctance machine drives," *IET Elect. Syst. Transport.*, vol. 5, no. 4, pp. 2557–2564, 2015.
- [9] H.-C. Chang and C.-M. Liaw, "An integrated driving/charging switched reluctance motor drive using three-phase power module," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1863–1775, 2011.
- [10] H.-C. Chang and C.-M. Liaw, "On the front-end converter and its control for a battery powered switched-reluctance motor drive," *IEEE Trans. Ind. Electron.*, vol. 23, no. 4, pp. 2143–2156, 2008.
- [11] Y. Sun, Y. Liu, M. Su, W. Xiong, and J. Yang, "Review of active power decoupling topologies in single-phase systems," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4778–4794, 2016.
- [12] Advanced Vehicles, Idaho National Laboratory, [Online]. Available: https://avt.inl.gov/vehicle-type/all-powertrain-architecture, Accessed: Feb., 2018.
- [13] A. Klein-Hessling, B. Burkhart, and R. W. De Doncker, "Active source current filtering to minimize the DC-link capacitor in switched reluctance drives," in *2nd IEEE Annu. Southern Power Electron. Conf. (SPEC)*, Dec. 2016, pp. 1–7.
- [14] A. Klein-Hessling, B. Burkhart, and R. W. De Doncker, "The effect of excitation angles in single-pulse controlled switched reluctance machines on acoustics and efficiency," in *17th Int. Conf. Elect. Mach. Syst. (ICEMS)*, 2014, pp. 2661–2666.
- [15] Matlab Simulink, MathWorks. [Online]. Available: http://de.mathworks. com/products/simulink/, Accessed: Feb., 2018.
- [16] Plecs, Plexim. [Online]. Available: http://www.plexim.com/plecs/, Accessed: Feb., 2018.
- [17] Flux 2D, CEDRAT. [Online]. Available: http://www.cedrat.com/software/ flux/, Accessed: Feb., 2018.
- [18] B. Burkhart, "Switched reluctance generator for range extender applications – Design, control and evaluation," Ph.D. dissertation, RWTH Aachen University, Aachen, Germany, 2018.
- [19] B. A. Miwa, D. M. Otten, and M. E. Schlecht, "High efficiency power factor correction using interleaving techniques," in *Appl. Power Electron Conf. Expo. (APEC)*, 1992, pp. 557–568.
- [20] Medium Power Film Capacitors, AVX. [Online]. Available: http://www. avx.com/products/film-capacitors/medium-power-film-caps/ ffveffviffweffwi-rohs-compliant/, Accessed: Apr., 2018.
- [21] HybridPack 2, FS800R07A2E3, Infineon. [Online]. Available: http:// www.infineon.com/, Accessed: Feb., 2018.
- [22] B. Burkhart, A. Klein-Hessling, S. A. Hafeez, and R. W. De Doncker, "Influence of freewheeling on single pulse operation of a switched reluctance generator," in *19th Int. Conf. Elect. Mach. Syst. (ICEMS)*, 2016, pp. 1–6.
- [23] Torque meter FLFM1, ATESTEO. [Online]. Available: http://www. atesteo.com/en/testing-equipment/torquemeters/, Accessed: Feb., 2018.
- [24] Power Analyzer LMG450, ZES Zimmer, [Online]. Available:https://www. zes.com/en/Products/Precision-Power-Analyzers/LMG450, Accessed: Sept., 2018.
- [25] Current Transducer LF 2010-S/SP47, LEM. [Online]. Available: https:// www.lem.com/sites/default/files/products_datasheets/lf_2010-s_spa7.pdf, Accessed: Sept., 2018.
- [26] M. Schenk, "Simulative Untersuchung der Wicklungsverluste in Geschalteten Reluktanzmaschinen," Ph.D. dissertation, Shaker Verlag, Aachen, Germany, 2016.
- [27] A. Klein-Hessling, B. Burkhart, and R.W. De Doncker, "Iron loss redistribution in switched reluctance machines using bidirectional phase currents," in 8th IET Int. Conf. Power Electron., Mach. Drives (PEMD), 2016.
- [28] D. Eggers, S. Steentjes, and K. Hameyer, "Advanced iron-loss estimation for nonlinear material behavior," *IEEE Trans. Magn.*, vol. 48, no. 11, pp. 3012–3024, 2012.

- [29] C. P. Steinmetz, "On the law of hysteresis," *Trans. Amer. Inst. Elect. Eng.*, vol. IX, no. 1, pp. 1–64, 1892.
- [30] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca, "Accurate prediction of ferrite core loss with nonsinusoidal waveforms using only Steinmetz parameters," in *IEEE Workshop Comput. Power Electron.*, Dec. 2016, pp. 36–41.
- [31] J. E. Vrancik, "Prediction of windage power loss in alternators," NASA technical note D-4849, Lewis Research Center, Cleveland, USA, 1968.
- [32] R. Wrobel, G. Vainel, C. Copeland, T. Duda, D. Staton, and P. H. Mellor, "Investigation of mechanical loss components and heat transfer in an axial-flux PM machine," *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3000–3011, 2015.



Annegret Klein-Hessling was born in Germany in 1986. She received the Diploma degree in electrical engineering and the Diploma degree in industrial engineering from the RWTH Aachen University, Germany, in 2012. Since October 2012, she has been a research associate at the Institute of Power Electronics and Electrical Drives (ISEA) at the RWTH Aachen University, Germany. Her research interests include the field of switched reluctance drives and their control.



Bernhard Burkhart was born in Germany in 1985. He received the Diploma degree in electrical engineering from the RWTH Aachen University of Aachen, Germany in 2011. Since November 2011, he has been a research associate at the Institute of Power Electronics and Electrical Drives (ISEA) at the RWTH Aachen University, Germany. His research interests include the field of switched reluctance machine design and control, especially for generators.



Rik W. De Doncker received the Ph.D. degree in electrical engineering from the Katholieke Universiteit Leuven, Leuven, Belgium, in 1986. In 1987, he was appointed as a Visiting Associate Professor at the University of Wisconsin, Madison. After a short stay as an Adjunct Researcher with Interuniversity Microelectronics Centre, Leuven, he joined, in 1989, the Corporate Research and Development Center, General Electric Company, Schenectady, NY. In 1994, he

joined the Silicon Power Corporation, a former division of General Electric Inc., as the Vice President of Technology. In 1996, he became a Professor at the RWTH Aachen University, Aachen, Germany, where he currently leads the Institute for Power Electronics and Electrical Drives. Since 2006, he has been the Director of the E.ON Energy Research Center, RWTH Aachen University. Dr. De Doncker was the President of the IEEE Power Electronics Society (PELS) in 2005 and 2006. He was the founding Chairman of the German IEEE Industry Applications Society PELS Joint Chapter. In 2002, he was the recipient of the IEEE IAS Outstanding Achievement Award. In 2008, he received the IEEE PES Nari Hingorani Custom Power Award. In 2009, he led a VDE/ETG Task Force on Electric Vehicles. In 2010, he received an honorary doctor degree from Riga Technical University, Latvia. In 2013, he received the IEEE William E. Newell Power Electronics Award.